- Supports the PCIe® 6.0 specification, including 64GT/s data rates, FLIT mode, and L0p power state.
- Designed for configurability to satisfy a multitude of customer and industry use cases.
- A proven leader in PCIe controller design, PLDA IP ensures our customers high performance, ease-of-integration and first-pass silicon success.
PLDA, the leading developer of high-speed interconnect silicon IP, today announced the launch of their XpressRICH™ PCI Express® (PCIe®) Controller IP for the PCIe 6.0 specification. The PCIe 6.0 specification provides an evolutionary step forward by doubling the data rate to 64 GT/s link rate negotiation. PCIe 6.0 architecture will be essential for SoC designers and system architects creating next generation chips that require the movement of large amounts of data within systems, in applications including:
- HPC/Cloud Computing
- AI and Machine Learning
- Enterprise Storage
- Enterprise Networking
To support the doubling of bandwidth to 64 GT/s, PCIe 6.0 technology uses PAM4 modulation, which enables it to run 2 bits/cycle compared to the 1 bit/cycle with the previous NRZ modulation. To compensate for the higher BER (Bit Error Rate), XpressRICH for PCIe 6.0 architecture implements FEC (Forward Error Correction) combined with CRC (Cyclic Redundancy Check). XpressRICH for PCIe 6.0 architecture also supports the new L0p low power mode, enabling traffic to be transmitted on a reduced set of lanes, reducing power consumption without impacting traffic flow.
To support configurability for XpressRICH users, PLDA has implemented a large number of features and ECN that can be fully parameterized through the included configuration assistant. Some of these configurable features include:
- Support for x1, x2, x4, x8, and x16 lane architectures
- Configurable data path
- Scalable internal data path based on selected configuration
- Support for endpoint, root port, dual mode, and switch mode
- Support for multiple virtual channels (VCs) in FLIT and non-FLIT modes
- Parity protection for data path
- Multiple PIPE modes
- Support for SerDes Architecture
- Support for Single-Root I/O Virtualization (SR-IOV) Specification
- Configurable buffers (size and latency)
- Support for Clock Gating and Power Gating
- Backwards compatible to previous PCIe generations
- Optional IDE Security with AES-GCM encryption, decryption & authentication
According to Stephane Hauradou, CTO of PLDA, “Bandwidth efficiency is critical for data-intensive applications and PCIe 6.0 specification’s doubling of data rates and introduction of FLIT transport makes huge strides towards that.” Hauradou adds, “With PLDA’s long and impressive track record of PCIe technology innovation, we are able to deliver PCIe 6.0’s groundbreaking technology, coupled with the ease-of-integration, robust ecosystem, and silicon-success rates that PLDA is known for.”
XpressRICH for PCIe 6.0 Controller IP Interface Solutions and Availability:
PLDA has engaged with both our PHY Partner Ecosystem and our VIP Ecosystem to provide a complete offering featuring easy integration, low design risk, and a large choice of configurations and nodes that can only be obtained through third-party IP products.
PLDA anticipates general availability of XpressRICH for PCIe 6.0 in Q4 2021.
To get more information on PLDA’s XpressRICH for PCIe 6.0 Controller IP, please visit our website:
- XpressRICH for PCIe 6.0 Controller IP product page
- PCIe 6.0 Technical Article
- PLDA Partner Ecosystem