PLDA Announces the Successful CXL™ Interoperability with pre-production Intel Xeon CPU, Code Named Sapphire Rapids

PLDA XpressLINK™ CXL Controller IP combines the industry’s lowest latency implementation with an easy-to-integrate design, accelerating adoption of CXL in SoC designs.

 

PLDA, the industry leader in high-speed interconnect solutions, today announced the successful CXL™ interoperability with pre-production Intel Xeon processors code named Sapphire Rapids. The session was conducted at Intel’s Industry Enabling Labs as part of a long-term collaboration between PLDA and Intel’s industry enabling group. It resulted in demonstrated interoperability between PLDA’s XpressLINK™ CXL IP, running on a PLDA FPGA-based add-in card, and Intel’s development platform equipped with pre-production “Sapphire Rapids” processors.

PLDA Announces CXL™ 2.0 Support in their XpressLINK™ Family of CXL Controller IP

PLDA, the industry leader in high-speed Interconnect solutions, today announced CXL 2.0 support for its XpressLINK™ and XpressLINK-SOC™ CXL IP solutions. Compute Express Link™ (CXL) is an open industry interconnect standard that builds on PCI Express® 5.0 infrastructure to enable memory coherency and low latency between processors and accelerators. The CXL 2.0 specification introduces additional functionality including first level switching, memory pooling and sharing, and Hot Plug, which aim to deliver important benefits for hyperconverged datacenter and HPC applications.

PLDA’s long track record of PCIe® innovation and success has given them an edge in CXL development, and their XpressLINK CXL IP is available now for integration into cutting-edge designs. Key features of PLDA XpressLINK CXL IP include:

XpressSWITCH™ IP First Ever Switch Soft IP to pass PCI-SIG PCIe 4.0 Compliance Tests

PLDA XpressSWITCH IP passed all Gold and Interoperability tests as a Switch Component at PCIe 4.0 architecture speed (16 GT/s)

 

XpressSWITCH™ IP is the Industry’s first switch Soft IP (SIP) to pass all Gold and Interoperability tests at the PCI-SIG® Compliance Workshop 115, held online in October 2020.  The testing was conducted using PLDA XpressSWITCH IP for the PCI Express® (PCIe®) 4.0 specification, running on a FPGA based add-in card with both upstream and downstream ports operating at 16 GT/s.

PLDA® Announces Robust Verification Toolset, Increasing Design Accuracy and Reducing Time-to-Production for Next Generation SoCs with CXL®, PCIe® 6.0 or Gen-Z® Interconnect

PLDA, the industry leader in PCI Express® IP and data interconnect solutions, today announced the Robust Verification Toolset, a breakthrough approach to IP verification dramatically increasing Design accuracy and speeding-up the time-to-market. The verification process for IP design takes place at the front end of chip design and requires a high level of reliability to prevent production delays. Achieving the necessary levels of verification can be time-consuming, however cutting corners in verification often results in costly and difficult bug fixes at the end of chip fabrication.

All PLDA employees remain focused to serve customers and develop leading edge technology

 

100% of PLDA employees in Aix-en-Provence, Hsinchu, San Jose, Shanghai and Sofia are fully operational and are working  remotely. For some activities that sometimes require an absolute presence at the office, such as administration and laboratory tasks, strict rules have been put in place to keep PLDA’s collaborators safe, along with their families and other people from our communities.

XpressRICH-AXI™ Controller IP passed the PCIe® 4.0 Compliance

PLDA’s controller IP with AXI interconnect passed all Gold and Interoperability tests as an endpoint device at PCIe® 4.0 architecture speed (16 GT/s)


PLDA, the industry leader in PCI Express® (PCIe®) IP and data interconnect solutions, today announced that their XpressRICH-AXI™ PCIe Controller IP passed all Gold and Interoperability tests at the PCI-SIG® Compliance Workshop, held in December 2019 in Burlingame, CA. PLDA’s XpressRICH-AXI Controller IP for the PCIe 4.0 specification was tested running on an FPGA based add-in card Gen4ENDPOINT.

PLDA Announces Augmented Presence in Asia with Increased R&D, Support and Sales, and a New Chinese Language Website

PLDA, the industry leader in PCI Express® and high-speed  interconnect solutions, today announced an augmented presence in the APAC region, focused on expanding their R&D, Sales and Support staff, and on the launch of a new, Chinese-language version of the PLDA website.

According to market research firm IC Insights, fabless chip companies based in China accounted for 13% of the world’s $109.4 billion in 2018 IC sales, up from 5% in 2010, while Taiwan was maintaining 2nd place on the IC sales rankings with 16% of fabless revenue in 2018. In addition, China and the APAC region manufactures 80% of the world’s PCIe based products. It makes obvious sense, therefore, for PLDA to enhance its presence in the region. 

INSPECTOR™ diagnostic and debug platform passed the PCIe 4.0 compliance

PLDA’s INSPECTOR diagnostic and debug tool for PCIe 4.0 passed all Gold and Interoperability tests for systems with CEM slots

PLDA, the industry leader in PCI Express® (PCIe®) technology and high-speed interconnect solutions, today announced that their PCIe 4.0 INSPECTOR™ diagnostic and debug platform passed all Gold and Interoperability tests for the PCIe 4.0 root port systems performed by the PCI-SIG® during their Compliance Workshop, held in October 2019 in Taiwan.

Pages