• 简体中文 简体中文
  • English English
  • Support
    • Documentation
    • Download & Licensing
    • Submit a Support Case
    • View mySupport Cases
    • View Knowledge Base Articles
    • Manage Team Access
  • About
  • Careers
  • Contact
    • Sales & Support
    • Find your Distributor
  • Sign In
  • PRODUCTS
      • Interface IP
      • CXL
      • CXL Controller with AXI NEW
      • CXL Controller
      • PCIe
      • PCIe 5.0 Controller with AXI
      • PCIe 5.0 Controller
      • PCS for PCIe 5.0
      • PCIe 4.0
          • PCIe 4.0 Controller with AXI
          • PCIe 4.0 Controller
      • PCIe 3.1
          • PCIe 3.1 Controller with AXI
          • PCIe 3.1 Controller
      • PCIe 2.1/1.1
          • PCIe 2.1/1.1 Controller with AXI
          • PCIe 2.1/1.1 Controller
      • CCIX
      • CCIX 1.1 Controller with AXI
      • CCIX 1.1 Controller
      • Gen-Z
      • Gen-Z 1.0 Controller
      • SoC Interconnect IP
      • PCIe Fanout Switch
      • Many-Channel SoC DMA
      • Debug & Test Solutions
      • INSPECTOR for PCIe
      • PCIe 4.0 Host
      • PCIe 4.0 Endpoint
      • Services
      • Design & Integration Services
  • APPLICATIONS
      • HPC/Cloud Computing
      • Artificial Intelligence
      • Enterprise Networking
      • Enterprise Storage
      • Automotive
      • Virtual/Augmented Reality
      • Test & Measurement
  • NEWS
      • Technical Videos
      • Technical Articles
      • Press Releases
      • PCIe Glossary
      • Events
      • Webinar
  • ECOSYSTEM
      • Customers testimonials
      • Partners
close× Call Us
close×

Search form

  • Home
  • Blog
  • Archives
  • July 2020

July 2020

  • PCIe 5.0 Simulation Verification Demonstration

    PLDA, Aldec and Avery joinly present and demonstrate a new PCIe 5.0 IP + VIP UVM simulation and debugging environment. PLDA's PCIe 5.0 XpressRICH features include automatic datapath scaling, configurable pipelining (enabling optimal solutions in both ASIC and FPGA), RX Stream mode for custom credit management, L1 PM substrates, dynamically adjustable application clock frequency and clock/power gating.

    Read More Admin, 07.28.2020 | Posted in
    Technical Video
    0 comment
  • PLDA® Announces Robust Verification Toolset, Increasing Design Accuracy and Reducing Time-to-Production for Next Generation SoCs with CXL®, PCIe® 6.0 or Gen-Z® Interconnect

    PLDA, the industry leader in PCI Express® IP and data interconnect solutions, today announced the Robust Verification Toolset, a breakthrough approach to IP verification dramatically increasing Design accuracy and speeding-up the time-to-market. The verification process for IP design takes place at the front end of chip design and requires a high level of reliability to prevent production delays. Achieving the necessary levels of verification can be time-consuming, however cutting corners in verification often results in costly and difficult bug fixes at the end of chip fabrication.

    Read More Admin, 07.20.2020 | Posted in
    News
    0 comment

Blog Categories

  • Events
  • News
  • Technical Article
  • Technical Video
  • Glossary

Archives

  • January 2021 (2)
  • December 2020 (3)
  • November 2020 (3)
  • October 2020 (1)
  • September 2020 (1)
  • July 2020 (2)
  • June 2020 (1)
  • May 2020 (1)
  • March 2020 (1)
  • February 2020 (1)

Pages

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6

Tags

  • AMBA AXI
  • Compute Express Link
  • CXL
  • CXL IP
  • electronic engineer
  • engineer
  • Gen-Z controller
  • Gen-Z IP
  • Gen4HOST
  • hardware verification engineer
  • ICCAD
  • Non Transparent Bridge
  • PCI Express 5.0
  • PCI-SIG
  • PCI-SIG Compliance
  • PCIe
  • PCS
  • PCS
  • PCS
  • PMA
  • PMA
  • PMA
  • Switch Fabric
  • Switch NTB
  • TSMC
  • Verification
  • Verification engineer
  • XpressCCIX-AXI
  • XpressLINK
  • XpressLINK-AXI
  • XpressLINK-SOC
  • XpressSWITCH-NTB
  • PCIe verification
  • Validation
  • Trade show
  • Switch IP
  • SRIOV
  • SR-IOV
  • SATA Express
  • PCIe VIP
  • PCIe validation
  • vDMA-AXI
  • PCIe Tutorial
  • PCIe switch IP
  • PCIe Switch Controller
  • PCIe Switch
  • PCIe solutions fpga
  • PCIe PHY
  • PCIe Exercizing
  • PCIe Debug
  • vDMA
  • PCIe 5.0
  • XpressRICH4-AXI
  • XpressSWITCH
  • XpressRICH5-AXI
  • XpressRICH5
  • XpressRICH4
  • Virtualization
  • XpressRICH3-AXI
  • XpressRICH3
  • XpressRICH2
  • XpressRICH
  • XpressCCIX
  • Xilinx
  • White Paper
  • webinar
  • PCIe Controller
  • PCIe 4.0 test
  • ARM
  • Design Days
  • Gen4SWITCH
  • Gen4ENDPOINT
  • Gen-Z
  • FPGA
  • Flash Memory Summit
  • Epostar
  • DMA
  • Demonstration
  • Debug
  • DAC
  • CCIX Controller
  • CCIX
  • AXI
  • ASIC PCIe
  • Inspector
  • Lane Margining
  • PCIe 4.0 Switch
  • PCIe 2.1
  • PCIe 4.0 solution
  • PCIe 4.0 rootport
  • PCIe 4.0 platform
  • PCIe 4.0 host
  • PCIe 4.0 board
  • PCIe 4.0
  • PCIe 3.1
  • PCIe 3.0
  • PCIe 2.0
  • Low Power
  • PCIe 1.1
  • PCI-SIG DevCon
  • PCI Express Switch Controller
  • PCI Express Switch
  • PCI Express 4.0
  • NVMe
  • NTB

Follow Us

Newsletter Signup

Newsletter Signup


About Us

Company
Partners
Privacy Policy
Terms of Use

Contact

CHINA: +86 136 8182 2285
EMEA:  +33 442 393 600
TAIWAN: +886 5 542 6428 
US: +1 (408) 273 4528

Copyright © PLDA 2021