LanguageLang: English
  • 简体中文
  • English
  • Support
    • Documentation
    • Download & Licensing
    • Submit a Support Case
    • View mySupport Cases
    • View Knowledge Base Articles
    • Manage Team Access
  • About
  • Careers
  • Contact
    • Sales & Support
    • Find your Distributor
  • Sign In
  • PRODUCTS
      • Interface IP
      • Gen-Z 1.0 Coming Soon
      • PCIe 5.0
          • PCIe 5.0 with AXI interconnect
          • PCIe 5.0 with native user interface
      • CCIX 1.0
      • PCIe 4.0
          • PCIe 4.0 with AXI interconnect
          • PCIe 4.0 with native user interface
      • PCIe 3.1
          • PCIe 3.1 with AXI interconnect
          • PCIe 3.1 with native user interface
      • PCIe 2.1/1.1
          • PCIe 2.1/1.1 with AXI interconnect
          • PCIe 2.1/1.1 with native user interface
      • Interconnect IP
      • PCIe Multi-Root Bridge
      • PCIe Switch with NTB
      • PCIe Transparent Switch
      • Many-Channel SoC DMA
      • Debug & Test Solutions
      • INSPECTOR for PCIe
      • PCIe 4.0 Host
      • PCIe 4.0 Endpoint
      • Services
      • Design & Integration Services
  • APPLICATIONS
      • HPC/Cloud Computing
      • Artificial Intelligence
      • Enterprise Networking
      • Enterprise Storage
      • Automotive
      • Virtual/Augmented Reality
      • Test & Measurement
  • BLOG
      • Technical Videos
      • PCIe Glossary
      • News
      • Events
      • Technical Articles
  • ECOSYSTEM
close× Call Us
close×

Search form

  • Home
  • Blog
  • Archives
  • May 2017

May 2017

  • Rambus, PLDA and Avery Design Announce Comprehensive PCIe 4.0 Solution

    Silicon-proven sub-system enables easy integration with pre-validated PHY, Controller and Verification IP

    Read More Admin, 05.18.2017 | Posted in
    News
     0 comment

Blog Categories

  • Events
  • News
  • Technical Article
  • Technical Video
  • Glossary

Archives

  • September 2019 (7)
  • August 2019 (1)
  • July 2019 (2)
  • June 2019 (2)
  • May 2019 (6)
  • April 2019 (3)
  • March 2019 (1)
  • February 2019 (2)
  • December 2018 (2)
  • November 2018 (5)

Pages

  • 1
  • 2
  • 3
  • 4
  • 5

Tags

  • AMBA AXI
  • ARM
  • ASIC PCIe
  • AXI
  • CCIX
  • CCIX Controller
  • DAC
  • Debug
  • Demonstration
  • Design Days
  • DMA
  • electronic engineer
  • engineer
  • Epostar
  • Flash Memory Summit
  • FPGA
  • Gen-Z
  • Gen-Z controller
  • Gen-Z IP
  • Gen4ENDPOINT
  • Gen4HOST
  • Gen4SWITCH
  • hardware verification engineer
  • ICCAD
  • Inspector
  • Lane Margining
  • Low Power
  • Non Transparent Bridge
  • NTB
  • NVMe
  • PCI Express 4.0
  • PCI Express 5.0
  • PCI Express Switch
  • PCI Express Switch Controller
  • PCI-SIG
  • PCI-SIG Compliance
  • PCI-SIG DevCon
  • PCIe 1.1
  • PCIe 2.0
  • PCIe 2.1
  • PCIe 3.0
  • PCIe 3.1
  • PCIe 4.0
  • PCIe 4.0 board
  • PCIe 4.0 host
  • PCIe 4.0 platform
  • PCIe 4.0 rootport
  • PCIe 4.0 solution
  • PCIe 4.0 Switch
  • PCIe 4.0 test
  • PCIe 5.0
  • PCIe Controller
  • PCIe Debug
  • PCIe Exercizing
  • PCIe PHY
  • PCIe solutions fpga
  • PCIe Switch
  • PCIe Switch Controller
  • PCIe switch IP
  • PCIe Tutorial
  • PCIe validation
  • PCIe verification
  • PCIe VIP
  • SATA Express
  • SR-IOV
  • SRIOV
  • Switch Fabric
  • Switch IP
  • Switch NTB
  • Trade show
  • TSMC
  • Validation
  • vDMA
  • vDMA-AXI
  • Verification engineer
  • Virtualization
  • webinar
  • White Paper
  • Xilinx
  • XpressCCIX
  • XpressRICH
  • XpressRICH2
  • XpressRICH3
  • XpressRICH3-AXI
  • XpressRICH4
  • XpressRICH4-AXI
  • XpressRICH5
  • XpressRICH5-AXI
  • XpressSWITCH
  • XpressSWITCH-NTB

Follow Us

Newsletter Signup

Newsletter Signup


About Us

Company
Partners
Privacy Policy
Terms of Use

Contact

CHINA: +86 136 8182 2285
EMEA:  +33 442 393 600
TAIWAN: +886 5 542 6428 
US: +1 (408) 273 4528

Copyright © PLDA 2018