Interface
IP
SoC
IP
FPGA
Design Kits
Client account
What's inside the box ?
  • Configurable IP Core
  • Free Testbench and SDK
  • Reference Design
  • Complete Documentation
  • Technical support by bus experts
Home >>FPGA Design Kits>>PCI Express®>>Xilinx Virtex-5>>XpressLX110T

 XpressLX110TPrint Friendly

The XpressLX110T design kit provides a complete hardware and software environment for FPGA designs targeting the Xilinx Virtex-5 LXT FPGA. This development kit is built around a PCI-SIG-compliant PCI Express® form-factor card and targets the development of designs utilizing PCI Express® as their main communication interface.

What's unique about our Development Kit?
  • The kit comes with an unlimited and unrestricted Protocore license of our industry proven EZDMA2 DMA Controller IP for Xilinx Virtex-5 PCI Express® Integrated block; implement the IP in any design targeted to the XpressLX110T board.
  • The design environment allows for native Verilog and native VHDL design flows.
  • PCI Express® Testbench in both Verilog and VHDL is provided to ease design verification.
  • Software Design Kit (SDK) with a full-featured and license-free Windows and Linux PCI Express® device driver; The SDK also includes an API in C source code and multiple example GUI applications in C++ and Java source code.
  • A portfolio of specialized daughtercards is available. Custom daughtercards can be designed and produced in very short turn times.
  • Lifetime IP maintenance updates and technical support directly from PLDA's IP team.
Design Kit contents and features


Click to enlarge product photo
  • XpressLX110T development board
    • PCI Express® short form add-in board
      • PCI Express® Base Specification 2.0 compliant, tested at 2.5Ghz
      • PCI-SIG compliant
      • RoHS compliant
    • Xilinx Virtex 5 (XC5VLX110T-1FF1136C)
      • ~90% of device resources (~60K LUT) available when using XpressLite2 IP (x8)
      • ~97% of device resources (~67K LUT) available when using EZDMA2 IP (x8)
      • Also supported: LX155T, SX95T, FX70T, FX100T
    • Standard-based protocols supported
      • PCI Express® 2.0 in Gen1 mode (2.5 GT/sec) in x1, x4, and x8 configurations
      • PCI Express® 1.1 x1 and x4 Cabling on daughtercard
      • 10/100/1000 Ethernet and 10 Gigabit Ethernet on daughtercard
    • Memory
      • 128MB DDR2 SDRAM as one bank of 64M x 16-bit
      • Up to 2GB DDR2 SDRAM on SODIMM connector
      • 16MB general purpose Flash memory
      • 16MB Flash dedicated for FPGA configuration
    • I/O
      • 8 Tx/Rx Gigabits links
      • 13 LVDS signal pairs (13 Rx and 13 Tx)
      • 13 LVDS signal pairs (13 Rx and 13 Tx) or 52 LVCMOS 2.5V signals
      • 100 SSTL2 or LVCMOS 2.5V signals
      • 45 I/Os on prototyping matrix
    • Power supply
      • Through PCI Express® edge connector
      • Through ATX HDD AMP connector
    • Other
      • 4x oscillator input
      • 8x LED
      • 8x switch
      • 1x extended RS232
  • XpressLX110T board design files
    • Schematics
  • EZDMA2 DMA Controller IP for Xilinx Virtex-5 PCI Express® Integrated endpoint Block
  • (optional) XpressLite2 PCI Express® 2.0 endpoint with DMA IP core package
  • (optional) Dedicated XpressLite PCI Express® Root Port x8 IP core package
    • For designs requiring Root Port only functionality (x8)
    • Requires RP_HSI daughtercard. Contact us for details
Looking for PCI Express® Switch or Bridge support? We have a solution for you, contact us for detail.
Avalaible daughtercards

Product Name Version Short Description
SFP_HSI 1.1 Adds two SFP connectors for high-speed optical and copper connectivity
RP HSI 1.1 Adds Root Port x8 capability
PCIEC4_HSI 1.0 Adds PCI Express® Cable support (x1 and x4)
KLINK Base 1.0 Adds Base Camera Link support for vision applications
SW HSI 1.1 Adds PCI Express® Switch, Root Port,and Cabling (x1) capability
BB_HSI 1.1 High-Speed Interface bread board
Stack HSI 1.0 Allows stacking of multiple PLDA boards

Avalaible documentation

Document Name Version
Getting Started May 30, 2008
Reference Manual May 30, 2008
Product Brief June 04, 2010