Interface
IP
SoC
IP
FPGA
Design Kits
Client account
What's inside the box ?
  • Configurable IP Core
  • Free Testbench and SDK
  • Reference Design
  • Complete Documentation
  • Technical support by bus experts
Home >>FPGA Design Kits>>PCI Express®>>Altera Arria II GX>>XpressAGX2

 XpressAGX2Print Friendly

The XpressAGX2 design kit provides a complete hardware and software environment for FPGA designs targeting the Altera Arria II GX FPGA. This development kit is built around a PCI-SIG-compliant PCI Express® form-factor card and targets the development of designs utilizing PCI Express® as their main communication interface.

What's unique about our Development Kit?
  • Unlimited and unrestricted Protocore license of our industry proven EZDMA2 DMA Controller IP for Altera Arria II GX PCI Express® Hard IP block
  • The design environment allows for native Verilog and native VHDL design flows.
  • PCI Express® Testbench in both Verilog and VHDL is provided to ease design verification.
  • Software Design Kit (SDK) with a license-free Windows and Linux PCI Express® device driver; The SDK also includes an API in C source code and multiple example GUI applications in C++ and Java source code.
  • Lifetime IP maintenance updates and technical support directly from PLDA's IP team.
Design Kit contents and features


  • XpressAGX2 development board
    • Featured device
      • Arria II GX EP2AGX125 FPGA
      • 124,100 logic elements (LEs)
      • 49,640 adaptive logic modules (ALMs)
      • 8,121 Kb on-chip memory
      • 12 high-speed transceivers
      • 6 phase-locked loops (PLLs)
      • 576 18x18 multipliers
    • Max® II EPM2210F256 CPLD in the 256-pin Fine Pitch BGA Package
    • On-board ports
      • One HSMC expansion port
      • One gigabit Ethernet port
    • On-board memory
      • 128-MB 16-bit DDR3 device
      • 1-GB 64-bit DDR2 SODIMM
      • 2-MB SSRAM
      • 64-MB flash
    • FPGA configuration circuitry
      • MAX II CPLD and flash fast passive parallel configuration
      • On-board USB-Blaster™ circuitry using the Quartus II Programmer
    • On-board clocking circuitry
      • Four on-board oscillators
        • 100 MHz
        • Programmable oscillator, default frequency 125 MHz
        • Programmable oscillator, default frequency 100 MHz
        • 155.52 MHz
      • SMA connectors for external LVPECL clock input
      • SMA connector for clock output
    • General User I/O
      • LEDs/displays
        • Four user LEDs
        • Two-line character LCD display
        • One configuration-done LED
        • One HSMC interface transmit/receive LED (Tx/Rx)
        • Three PCI Express LEDs
        • Five Ethernet LEDs
    • Power Supply
      • 14-V to 20-V DC input
      • PCI Express edge connector power
      • On-board power measurement circuitry
  • EZDMA2 DMA Controller IP for Arria II GX PCI Express® Hard IP block
    • Protocore license, for board use only
    • No time-bomb or tethered operation; you are free to configure, integrate, and implement the IP in any design targeted to the XpressAGX2 board.
    • Downloadable from your customer account here
    • Learn more about the EZDMA2 IP
  • Altera Quartus II Software Development Kit Edition and Altera Design Suite DVD
  • Power adapter and cables

Available Daughtercards

Any Altera HMSC-compatible daughtercard. List of daughtercards available at http://www.altera.com/products/devkits/kit-daughter_boards.jsp


Available Documentation

Document Name Version
Reference Manual
1.0