DMA for PCIe Hard IP - PLDA
Interface
IP
SoC
IP
FPGA
Design Kits
Sales
Client account
Support
What's inside the box ?
  • IP Customization GUI
  • Flexible license terms
  • Free Testbench and SDK
  • Reference Design
  • Risk-free evaluation program
  • Technical support by bus experts
Home >>Interface IP>>PCI Express®>>for Altera FPGA>>DMA for PCIe Hard IP

 DMA for PCIe Hard IPPrint Friendly

Free Download

PLDA EZDMA2 DMA for PCI Express® Hard IP is a high performance, fully configurable DMA controller soft IP engineered to add multi-channel DMA capability to Altera's Stratix IV and Arria II families of FPGAs with embedded PCI Express® Hard IP.  EZDMA2's interface is the native user interface on PLDA's XpressLite2 IP, and is backward compatible with PLDA's PCI and PCI-X IP user interfaces.

Learn more about EZDMA2 DMA IP for Altera's PCI Express® Hard IP Block

What's unique about our IP?
  • Guaranties seamless integration and operation.
  • Reference designs to get you started and allow you to deploy your applications. Check out our FPGA Design Kits section.
  • Software Design Environment with device drivers, API, and example GUI applications with source code
  • We offer professional services to quickly and reliably customize our IP to fit any specific requirement.
  • Our IP customization GUI (Wizard)
  • Free evaluation program that includes the same deliverables and technical support as the licensed IP.
  • The IP comes with our industry acclaimed technical support provided by the IP team.
Supported Altera FPGA families and Configurations
  • PCI Express® 2.0 in Gen2 mode (5.0 GT/sec)
    • Stratix IV GX,  Stratix IV GT : x1, x4, x8
  • PCI Express® 2.0 in Gen1 mode (2.5 GT/sec)
    • Stratix IV GX, Stratix IV GT : x1, x4, x8
    • Arria II GX: x1, x4, x8
    • Cylcone IV GX: x1,x4
IP Features and Deliverables

EZDMA for Altera PCIe Hard IP Block Diagram
  • EZDMA2 IP core in synthesizable Verilog and VHDL RTL encrypted or clear source code
    • Up to 2KB Max Payload Size
    • EZDMA2 user's interface
      • 64-bit or 128-bit data path
      • Up to 8 DMA channels
      • Up to 7 Outstanding Read Requests
      • Per DMA channel scatter-Gather support with host based descriptors
      • Integrated DMA arbitration optimized for maximum throughput
  • PCI Express® Testbench simulation libraries
  • EZDMA2 IP core simulation models
  • Configuration assistant GUI (Wizard)
    • Multi-platform JAVA based
  • Endpoint reference design
    • Synthesizable Verilog and VHDL RTL source code
    • Simulation environments and scripts
    • FPGA synthesis environments and scripts
  • Software Design Environment
    • 32-bit/64-bit Linux, 32-bit Windows XP PCI Express® device driver binary
      • Source code version available as an option
    • C source code API
    • PCI Express® GUI tools and C++/Java source code
  • Complete documentation
Available Documentation
Document Name Version
Getting Started Manual December 22 2009
Reference Manual December 22 2009
Product Brief May 20 2009