


USB Host IP

For ASIC and SoC Design



USB 3.0 solution from the industry's leading provider of interconnect IP



Benefits

- 16 years of experience supporting interface IP - over 1000 designs in working silicon
- Prototyping solutions for both Altera and Xilinx FPGA
- Dedicated technical support, directly from the IP designers, with fast and accurate turnaround
- Free testbench provided
- Customization services available to quickly and reliably fit specific customer requirements
- Customizable RTL allows customer to synthesize-out unnecessary logic, providing a lower gate count and small footprint

Deliverables

- IP synthesizable RTL source code in Verilog (ASIC)
- IP simulation models
- Testbench Verilog source code
- ASIC Synthesis scripts
- Reference designs

Reference Design

PCI Express® to USB 3.0 Host - Non-transparent PCI Express® to USB bridge design allows application software on the PCIe host to generate USB 3.0 traffic to any attached USB 3.0 device. The adapter exposes a programming interface to the application software and maps the PCI Express® packets to USB 3.0 packets.

Free Evaluation

- License and Eval versions share same deliverables
- Includes Testbench
- Trial period includes full technical support

Features

- Full USB Specification support:
 - Full power management support (U1, U2, U3)
 - Up to 16 IN and OUT endpoints
 - Supports Isochronous and Interrupt endpoints
 - Supports Bulk Stream
 - Supports all USB 3.0 device notifications
- Flexible support for USB 2.0, allows custom USB 2.0 implementations
 - PLDA USB 2.0 Core Layer
 - Proprietary USB 2.0 implementations
- USB PIPE interface to PHY (8-, 16-, or 32-bit)
- Configurable Core frequency and variable datapath (32-, 64-, 128-bit)
- Available with AMBA AXI user interface
 - Custom user interfaces available for additional flexibility
- Flexible clocking scheme enables asynchronous user design operation
- Configurable buffer sizes allows optimization of system performance and resource utilization
- Root Hub logic enabling multi-port implementation
- xHCI controller features:
 - Power management
 - Software and hardware interface
 - Memory access optimization
 - Interrupt moderation

www.plda.com

WWW.PLDA.COM

San Jose, USA
(408) 273-4528

Aix-en-Provence, France
+33 442 393 600

asic@plda.com